The non-positional nature of Residue Number Systems (RNS) is very useful to achieve carry free arithmetic. However it makes the comparison of numbers more difficult than in the traditional weighted number systems: there is no any efficient general method for magnitude comparison in RNS. Moreover, magnitude comparison for RNS that rely on pairs of conjugate moduli, which are not relatively prime moduli sets recently proposed because of the large dynamic ranges and the simplicity of the arithmetic units, is a new unsolved problem. In this paper an efficient method and a VLSI architecture is proposed for magnitude comparison in RNS based on sets formed by two pairs of conjugate moduli. This proposed method is much more efficient than the other known ones and is the only one valid for moduli sets not formed by relatively prime integers. The method has been applied to design a very fast Sum-of-Absolute Differences (SAD) unit for motion estimation in video sequences that performs the function entirely within the RNS channels. Experimental results show that this new SAD unit, implemented in the internal memory blocks of the xc2vp50-7 FPGA, is capable of achieving the high throughput required to perform real-time motion estimation in high resolution images.
Introduction
RNS have been applied to speedup linear processing, namely to achieve high-speed and low-power VLSI implementations for the multiply-accumulate operation, typically employed in linear signal and image processing [10] . However, the non-positional nature of the RNS prevents its usage to implement the division and, in general, non-linear processing. Magnitude comparison, which is a fundamental operation to support this type of processing is difficult to implement in RNS, being an important topic of research in the last few years [6] , [2] and [14] .
The traditional techniques for magnitude comparison in RNS use the Chinese Remainder Theorem (CRT) or the Mixed Radix Conversion (MRC) to convert representation of the numbers from the residues to a positional code [10] . However both these techniques are inefficient, because CRT requires modulo M operations (where M is the range of the number system) and MRC is a slow sequential method. A different technique for comparing the magnitude of numbers in residue representation, originally proposed by Akushskii, Burcev and Park, uses the concept of "core function" and applies a descendent and lift scheme to determine the "critical core" values. An improved version of this technique has been proposed several years later, avoiding the iterative procedure by introducing a redundant modulus [6] . Another proposed approach for magnitude number comparison in RNS is based on the "diagonal function", defined as the sum of suitable quotients for estimating its magnitude order [2] . More recently, a new algorithm based on the New Chinese Reminder Theorems [13] has also been proposed to compare the magnitude of numbers in RNS [14] . By applying the new CRT II, it reduces the CRT modulo operation size to √ M .
In this paper a new algorithm is proposed for comparing the magnitude of numbers in RNS, based on the new CRT III [13] . This new theorem extends the application of RNS to the case where the moduli set is not formed by pairwise relatively prime moduli. Thus it leads to the proposal of a new class of more efficient RNS based on multi-moduli sets that rely on pairs of conjugate moduli [8] . The proposed algorithm takes advantage of both the characteristics of the two pairs of conjugate moduli sets ({2 n − 1, 2 n + 1, 2 n+1 − 1, 2 n+1 + 1}) and also of elementary properties relating the parity of integer numbers when added or subtracted.
The proposed algorithm is important for two main reasons. On one hand it is the first algorithm to be proposed for this important class of moduli sets,. On the other hand, it is the first algorithm leading to VLSI architectures with practical interest for real applications that require comparing the magnitude of numbers, exhibiting even better performance than the ones for weighted number systems. This practical interest is illustrated by implementing an efficient RNS unit for computing the minimum Sum of Absolute Differences (SAD), with application to video motion estimation, which is, by far, the most time consuming and compute intensive task in video coding.
The paper is organized as follows. The adopted class of moduli sets is presented and its characteristics are discussed in the next section. Section 3 proposes a new algorithm for comparing the magnitude in RNS and a VLSI architecture for implementing it. Section 4 applies the proposed VLSI architecture for magnitude comparison to design a video motion estimator. Finally, section 5 concludes this paper.
The adopted Class of Moduli Sets
A class of sets (S) composed by pairs of conjugate moduli (2 ni ± 1) has been recently proposed to achieve faster and more efficient RNS processing [8] :
Although S does not form a set of pairwise relatively prime moduli, for any k > 1, it was proved that this limitation can be removed by translating the set S into the set S :
are relative prime. This class of RNS result in hardware efficient two-level implementations for the weighted-to-RNS and the RNS-to-weighted converters [8, 9] , by applying the CRT III [13] .
Two pairs of conjugate moduli form a four elements set with a large dynamic range defined by the Least Common Multiple (LCM) of the moduli:
The value of n 2 is usually fixed to n 2 = n 1 + 1, in order to achieve a 4-moduli RNS not only completely balanced but also with interesting numerical properties. Hereupon, n 1 will be represented simply by n and the adopted moduli set is represented as {2 n − 1, 2 n + 1, 2 n+1 − 1, 2 n+1 + 1}. The Greatest Common Divisor (GCD) of the product of conjugate pairs can be easily computed by applying the Euclidian algorithm:
An important property of this moduli sets is that M is an odd number for any integer n. This property, which will be used on this paper, can be easily proved ( x y denotes the operation x mod y):
By using the following properties, 2 k 2 k −1 = 1 and 2 k 2 k +1 = −1, for any integer k, the residues X 1 and X 2 of an integer X can be easily computed in the second level (L2) of the binary-to-RNS converter:
where X[k:l] represents the bits k to l of the integer X.
In the first level (L1) of the binary-to-RNS converter, the four residues, x 1 , x * 1 , x 2 and x * 2 , are computed by using the following equations:
A single modulo 2 2n − 1 (3:2) Carry-Save Adder (CSA) and a modulo 2 2n − 1 Carry-Propagate Adder (CPA) can be used to compute (3), and similar units can be used for computing (4) . Four CPAs are required for L1, to the 4 moduli, to compute in parallel the residues according to (5) to (8) .
The RNS-to-binary conversion can be computed by applying CRT III [13] . For sets with two moduli {m 1 , m 2 } the number X can be computed by using the following equation:
where θ −1 φ denotes the multiplicative inverse of θ modulo φ and d represents the GCD(m 1 , m 2 ). The value of m 1 should be greater than m 2 , in order to obtain the modulo operation for the minimum divisor. It can be noticed that for the case that d = 1, (9) yields the traditional 2-channel Mixed Radix Conversion (MRC) equation.
In the first level of the converter for the adopted moduli set (d=1) there are two converters operating in parallel:
In the second level of this converter, d = 3 and the X value is computed as:
3 Proposed method for comparing magnitude in RNS Two unsigned integer numbers A and B can be compared by subtracting their values (C = A − B) and by comparing the results against zero. Depending on the relative values of the operands, C assumes a magnitude that results from one of the following two expressions:
The proposed algorithm for number comparison in RNS is based on the parity, which indicates whether an integer number is odd or even.
Axiom 1. The subtraction of two numbers with the same parity leads to an even number and the subtraction of two numbers with different parities leads to an odd number.
Based on the mathematical axiom 1, (13a), and (13b), the following prepositions can be stated for a moduli set for which M is an odd number, like the adopted one:
Preposition 1. A ≥ B iff: i) A and B have the same parity and C is an even number or ii) A and B have different parities but C is an odd number.
Proof. A ≥ B corresponds to the condition (13a). Thus, axiom 1 states that C must be an even number when A and B have the same parity and odd in the other cases. Let us suppose, by assumption, that A can be smaller than B when C is an even number and A and B have the same parity. Then, from (13b), C = A − B + M would become an odd number (M is odd), which contradicts the initial assumption. On the other hand, supposing that A can be smaller than B when C is an odd number and A and B have different parities it is observed from (13a) that C becomes an even number. This contradicts the assumption that C can be odd in this case and proves that A ≥ B if and only if preposition 1 is verified.
Preposition 2. A < B iff: i) A and B have the same parity and C is an odd number or ii) A and B have different parities but C is an even number.
Proof. Preposition 2 can be easily proved by contradiction has it was made for Preposition 1.
In [5] it has been already presented the idea of performing parity checking for comparing the magnitude in RNS. However, since there is no simple method to identify the parity of a number represented in RNS, it proposes the usage of parity tables with minimum size of M × 1-bit.
The algorithm now proposed to compare the magnitude in RNS is also based on Prepositions 1 and 2, but makes use of properties of the pairs of conjugate moduli sets to efficiently identify the parity of a number directly from the residues. By considering n any integer number, we derive a theorem to identify the parity of a RNS number X ( X 2 ).
Proof. By applying the two expressions in lemma 1:
[ and the moduli set {2 n − 1, 2 n + 1, 2 n+1 − 1, 2 n+1 + 1}, the parity of the number X can be computed by using the following simple equation:
where ⊕ denotes the XOR operation and X 1 and X 2 are obtained by computing (10) and (11), herein presented again for completeness:
where x 1 , x * 1 , x 2 and x * 2 represent the residues of the channels 2 n − 1, 2 n + 1, 2 n+1 − 1 and 2 n+1 + 1, respectively.
Proof. Applying lemmas 2 and 1 in (12):
To derive a simple expression for computing X1−X2 3 , we start from the definition of a residue:
with
Subtracting (21) from (20):
It can be concluded that X1−X2
has the same parity that X 1 − X 2 2 2n −1 . Therefore, to simplify the identification of the parity of X, (18) can be written as:
Since X 2 < 2 2(n+1) − 1 ("|" denotes the concatenation operator):
which ends the proof of theorem 1.
Corollary 1.
For an integer X in the reduced range [0, 2 2n − 1] and the moduli set {2 n − 1, 2 n + 1, 2 n+1 − 1, 2 n+1 + 1}, the parity of the number X can be computed by using the the simple expression:
Proof. X 1 = X 2 when X ∈ [0,2 2n − 1[ in (14) . For X= 2 2n − 1, X 1 2 2n −1 = X 2 2 2n −1 = 0 and (14) is also reduced to (26).
Based on the previous equations, Algorithm 1 is proposed to efficiently compare the magnitude of two RNS numbers (A, B) , represented by the residues (a 1 , a * 1 , a 2 , a * 2 ) 
Algorithm
Operation size [6] ≈
, respectively. The parity of numbers A and B is not known. The sequence of the algorithm is expressed by the sequential numbering of the lines, where the computation in each line can be performed in parallel .
In line 1 the residues of C can be computed by subtracting in parallel the residues of A and B. All operations are performed in the respective modulo. In line 2, the residues of A, B and C in the first level are computed by applying (10) and (11) . All the residues, for each channel and for the different numbers A, B, C, can be computed in parallel. In line 3, the parity of the three numbers are computed by using theorem 1, or alternatively by applying corollary 1 when A and B ∈ [0, 2 2n −1]. The logic value of each variable P X becomes one when the corresponding number is even. Finally, depending on these parities, prepositions 1 and 2 are used to compare the magnitude of A and B: if the cardinal of numbers with even parity is odd (one ore three), it means that A ≥ B, otherwise A < B. Table 1 assesses the performance of the proposed algorithm with other known comparison algorithms for RNS sets composed by relatively prime moduli. The "operation size" in this table corresponds to the largest modulo operation or the largest integer operated in the algorithms. For the proposed algorithm, which is specific to the adopted class of moduli sets, this figure is only (2 n+1 − 1), an order of magnitude smaller than the "operation size" of the best amongst the other algorithms. Moreover the total number of operations is drastically reduced to the point where the cost of comparing the magnitude of two numbers represented in RNS is lower than the cost of comparing binary numbers. The VLSI implementation of the algorithm relies on very simple digital circuits (see fig. 1 ). The first level of the RNSto-weighted conversion ((15) and (16)), can be performed in parallel for the two channels. A single 1's complement adder is needed for each computation (x 1 − x * 1 ) 2 n −1 and (x 2 − x * 2 ) 2 n+1 −1 . Scaling the result by 2 n−1 (or 2 n ) is performed by rotating it one bit to the right and then multiplying the result by 2 n + 1 (or 2 n+1 + 1) corresponds to concatenating the result with itself. Apparently a 2n-bit binary adder is required to add x * 1 (and x * 2 ) but the hardware can be simplified, as depicted in fig. 1 , to a n + 1-bit adder and a n + 1-bit incrementer. Finally, a simplified 1's complement adder can be used to compute the Less Significant Bit (LSB) of (X 1 − X 2 ) 2 2n −1 , based on a 2n-bit CSA and a carry out generator circuit. It is worth noticing that rotation and concatenation operations can be implemented hardwired, thus requiring no further hardware resources. The proposed VLSI architectures presented in fig. 1 were described in VHDL and its overall functionality was thoroughly simulated. Next section applies the proposed architecture to motion estimation in video sequences.
Motion estimator in RNS
Block-Matching Motion Estimation (BME) searches for the "best matching block" between the current and a refer-ence frame, according to a search algorithm and a distance metric. The most frequently used employed distance metric is the Sum of Absolute Differences (SAD). The search algorithm can vary from the optimal Full Search (FS) to sub-optimal fast search algorithms [4] . As depicted in Algorithm 2 for blocks with the size N × N , to compute the SAD for a current block x, located at (i, j), and a candidate blockx, with relative coordinates (u, v) in the search area of the reference frame, three different stages can be considered: i) absolute difference (ABS) calculation; ii) accumulation of absolute differences (SAD variable) and iii) determination of SAD min , which is performed only once, out of the two nested loops. Algorithm 2 BME using SAD distortion measure for the block x with the original coordinates (i,j) 1: for k=0 to (N-1) do 2: for l=0 to (N-1) do 3: Typically video coding standards use N = 16 and a 2 p intensity levels with p = 8, while the H.264/AVC standard supports variable block size [7] . A block diagram of a typical architecture for computing Algorithm 2 is presented in fig. 2 . In the first top stage of this architecture, absolute differences are computed in parallel for 16 pixels of the current block and of a candidate block (|x −x|). Then these differences are applied to an adder tree and a final adder is required to accumulate the sequences of 16 pixels that compose a block. Finally the SAD_min is determined by comparing the actual value of the SAD_min with any new computed value. The SAD\_min register is initially set the maximum possible value (SAD_IV=M-1).
Optimized and efficient arithmetic structures and units have been proposed to improve each of the stages of the architecture presented in fig. 2 . Some examples are an improved architecture for determining the minimum SAD [1] and techniques for enhancing the architectures at the three processing stages [11] . Nevertheless, p-bit CPAs are required and a (2 × log 2 N + p)-bit CPA (or at least its carry generation part). Moreover, for example, 6 levels of CSAs are required if N=16 differences are computes in parallel and have to summed.
Let us design a SAD architecture for RNS based on the proposed method to directly compare the magnitude of numbers from their residues. Beside the comparison operations, required in the first and last stages of the algorithm for computing the minimum SAD, only modulo 2 n ± 1 ad- ditions and subtractions have to be calculated.
To set up the value of n, the maximum value of the SAD, N 2 ×2 p , has to be within the dynamic range (M ) associated to the moduli set ({2 n − 1, 2 n + 1, 2 n+1 − 1, 2 n+1 + 1}). Since 2 4n < M, for n ≥ 2, the following expression defines the minimum value of n required for computing the SAD:
For the typical values N=16 and p=8, n can be equal to 4 leading to the moduli set: {15, 17, 31, 33}. Fig. 3 presents a block diagram of the proposed new architecture for motion estimation based on RNS arithmetic. In the first top stage, the values of the pixels are converted to residues and the absolute value of the differences are computed in the RNS domain (see fig. 4 ). For p = 2 × n, the minimum and maximum input values are 0 and 2 2n − 1, so the binary-to-RNS converter corresponds just to four modulo adders operating in parallel to directly compute (5)- (8) . Differences are also calculated in parallel to the multiple residues and both x i −x i andx i − x i are computed in order to obtain the absolute value. The absolute value is achieved by directly using the parity of x i andx i (LSB of input numbers) and by computing the parity of x i −x i . Given that |x i −x i | ≤ 2 2n − 1, a "parity checker L1" simplified architecture (see fig. 1a ) is applied in fig. 4 . Four modulo adder trees are used to calculate in parallel the sum of the absolute differences for the four channels. These modulo adder trees can be built by applying modified CSAs trees or by using modulo 2 i − 1 and modulo 2 i + 1 CPAs [15] . The final bottom stage in fig. 3 accumulates the computed values to obtain the SAD for a block. Finally, to determine the SAD_min for each block, two "Parity Checker L1,2" units (see fig. 1b ) are employed to identify the parity of the computed SAD and the parity of the difference between the computed SAD and the actual SAD_min. The parity of the SAD_min is initially set to '1' (corresponding to SAD_IV=M-1 in fig. 3 ) and this is updated whenever the value of SAD_min is updated, which occurs whenever the number of parity bits with the value '1' is odd (see Algorithm 1).
It is worth to notice that the largest modulo operation in the proposed architecture is 2 6 + 1 while for the original architecture in fig. 2 it is necessary to add and to compare 16-bit binary numbers. Since the efficiency of modulo 2 i ±1 adders is similar to the 2 i adders, it can be concluded that the proposed architecture ( fig. 3) is much more efficient than the original architecture ( fig. 2 ) to achieve an Application Specific Integrated Circuit (ASIC) for computing the SAD and its minimum value. Both architectures were described using both behavioral and fully structural parameterizable IEEE VHDL and
In the meanwhile, we implemented a SAD unit in a FPGA by exploiting the modular and local processing of the proposed architecture. The arithmetic units were directly mapped on Look-Up- Tables (LUT) by employing the internal memory of actual FPGAs-such implementation is not possible for the binary architectures, because a single 16-bit adder requires 8 GB of memory. The minimum amount of memory required for implementing the proposed architecture directly on LUTs is 274,304 B (approximately 268 kB). This amount of memory can be considerably decreased if some of the tables are replaced by logic circuits: e.g. the computation of the symmetrical to obtain the absolute value takes about 50% of the total amount of memory required. Since the internal memory blocks (BRAMs) in a FPGA are synchronous and have registered outputs, a pipeline structure is automatically established. The SAD unit with the architecture presented in fig 3 was directly implemented in an Xilinx VirtexII Pro (xc2vp50-7) using the ISE (8.2) tools also from Xilinx, without any optimization effort. This device provides 232 dual-port BRAMS, with a capacity of 16 kb each and operating a a maximum clock frequency of 350 MHz, which means a total memory capacity of 464 kB. All the logic circuits were directly implemented through LUTs on the BRAMS, except the 2 × n-bit CSA with 3 inputs of the "Parity Checker L1,2" unit (see fig. 1b ) that is implemented with logic gates. The dual-ports in BRAMs were exploited to implement twice, in parallel, the same function in a single LUT. Table 2 presents the implementation results after Place and Route. The achieved throughput is very high, leading to a processing rate above 1.5 × 10 7 Blocks/s (N = 16) for a maximum operating frequency of around 250 MHz. This means that real time motion estimation is achieved even when the most demanding conditions are considered. A frame rate of about 40 frames/s is achieved when 4CIF high resolution images (704×576) are processed and the exhaustive search procedure is adopted on 16 × 16 search areas. The output latency is 12 clock cycles, 5 of them are spent to sum the 16 absolute values and to accumulate the result. The optimized SAD architecture for binary representation proposed in [12] led to the fastest known implementation of a SAD unit in a FPGA [3] , also a VirtexII Pro FPGA. The maximum clock frequency for this optimized implementation is higher than our implementation, around 300 MHz versus 250 MHz, but the latency is also higher, 17 versus 12 clock cycles. So our implementation, which can be con-siderably optimized, already allows a performance near the ones obtained with the best SAD units implemented in FP-GAs.
Due to the direct mapping of a LUT in a BRAM, the amount of used memory is about 50% higher than the minimum amount of required memory and corresponds to 90% of the total number of FPGA internal memory blocks. As referred above, this amount of memory can be reduced by using the internal memory more efficiently or/and by implementing parts of the circuits with logic gates.
Conclusions
This paper proposes a new efficient method for magnitude comparison in RNS based on two pairs of conjugate moduli ({2 n − 1, 2 n + 1, 2 n+1 − 1, 2 n+1 + 1}). This new method relies on characteristics of the moduli set and on elementary properties that relates the parity of integer numbers when they are subtracted. Not only this method is the first to compare the magnitude of numbers in RNS based on sets of non relatively prime moduli, but it is also the first leading to VLSI architectures with practical interest for comparing the magnitude of numbers in residue representation. These RNS proposed architectures are even more efficient than the weighted number systems counterpart. The practical interest of the proposed comparison method was illustrated by applying it for computing the minimum SAD, which is by far the most time consuming and compute intensive task in video coding. A very efficient minimum SAD computation unit is obtained in RNS based on two pairs of conjugate moduli just by implementing the RNS arithmetic units through look-up-tables. Experimental results show that, by directly mapping these look-up-tables into on-chip memory blocks of a Xilinx xc2vp50-7 FPGA, a throughout of more than 1.5 × 10 7 Blocks/s is achieved (16 × 16 pixels per block). This throughput allows to code in real time high resolution 4CIF video sequence with the optimal full search block matching motion estimation and 16 × 16 search areas.
